PCBUILD Archives

Personal Computer Hardware discussion List

PCBUILD@LISTSERV.ICORS.ORG
Options: Use Forum View

Use Monospaced Font
Show Text Part by Default
Condense Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Mime-Version:
1.0
Sender:
PCBUILD - PC Hardware discussion List <[log in to unmask]>
Subject:
Re: CPU Pipelining
From:
Mark Rode <[log in to unmask]>
Date:
Sun, 8 Mar 1998 10:56:55 -0800
In-Reply-To:
<[log in to unmask]>
Content-Type:
text/plain; charset="us-ascii"
Reply-To:
PCBUILD - PC Hardware discussion List <[log in to unmask]>
Parts/Attachments:
text/plain (19 lines) 
....there is a better definition in your manual then in mine. Yours is also
default off while mine is default on.Maybe the SDRAM is causing  the
problem. If there is no wait state with SDRAM then there wouldn't have any
advanced time to get an a new memory address...........
Mark

>Hi Mark
>
>My manual describes the CPU Pipeline Function thusly:
>"This allows the system controller to signal the CPU for a new memory
>address, even before all data transfers for the current cycle are
>complete, resulting in increased throughput. Enabled means that address
>pipelining is active. The default is disabled."
>
>Okay. You interpret from there.
>
>Bill
>

ATOM RSS1 RSS2