PCBUILD Archives

Personal Computer Hardware discussion List

PCBUILD@LISTSERV.ICORS.ORG

Options: Use Forum View

Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Lance Cummings <[log in to unmask]>
Reply To:
PCBUILD - PC Hardware discussion List <[log in to unmask]>
Date:
Fri, 8 May 1998 14:40:47 GMT
Content-Type:
text/plain
Parts/Attachments:
text/plain (18 lines)
On Fri, 8 May 1998 08:43:46 -0400, in article
<[log in to unmask]>, you wrote:

>        Almost right, cache amount does determine amount of memory it can cache,
>but there is one thing you are missing, there is also a tag SRAM involved,
>and it is the final determiner of
>the amount of memory cachable. Now I don't know the numbers, but remember
>the HX chipset? Most
>motherboards with the HX chipset had 512K cache, capable of caching 64 megs,
>but by adding a send tag SRAM chip the chipset could cache up to 512 megs,
>so there are three determiners of
>cachable memory, the chipset (or in the case of the Pentium II the processor
>as well), the amount of cache, and the amount and type of tag SRAM. TTYL

Sorry, but not 100 percent true.  Some of them didn't need the tag chip at all.

Lance

ATOM RSS1 RSS2