Skip Navigational Links
LISTSERV email list manager
LISTSERV - LISTSERV.ICORS.ORG
LISTSERV Menu
Log In
Log In
LISTSERV 17.5 Help - PCBUILD Archives
LISTSERV Archives
LISTSERV Archives
Search Archives
Search Archives
Register
Register
Log In
Log In

PCBUILD Archives

Personal Computer Hardware discussion List

PCBUILD@LISTSERV.ICORS.ORG

Menu
LISTSERV Archives LISTSERV Archives
PCBUILD Home PCBUILD Home

Log In Log In
Register Register

Subscribe or Unsubscribe Subscribe or Unsubscribe

Search Archives Search Archives
Options: Use Forum View

Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
Re: Cache RAM in 486
From:
David Gillett <[log in to unmask]>
Reply To:
PCBUILD - Personal Computer Hardware discussion List <[log in to unmask]>
Date:
Tue, 11 Aug 1998 11:10:27 -0800
Content-Type:
text/plain
Parts/Attachments:
text/plain (34 lines)
On 10 Aug 98 at 15:07, Winston Pike wrote:

> I'm trying to increase the cache in my 486DX2-66 from 128K to 256K
> (which is coming from another 486 machine).

  This is probably a good idea, but it may prove easier (read on) to
move the DX2-66 to the other board....

> The current chips are four CY7C199-20PC and one IS61C64AH-15N.

  The IS61C64AH-15N is, I believe, the "tag" RAM.  Since it's the
same in each set, we can ignore it.

  The CY7C199 DRAMs are 8 bits wide, by 32K long.  You can put four
of them together to build a memory array that is 8 bits wide by 128K
long, or one that's 32 bits wide by 32K long.

> The chips I'm replacing with are eight IS61C256AH-20N and one IS61C64AH-15N.

  The IS61C256AH DRAMs are 1 bit wide, by 256K long.  You can put
eight of them together to build a memory array that is 8 bits wide by
256K long.  BUT
  (a) note that the chip boundaries down't run the same way as with
the CY7C199s, and
  (b) there is no way to make a 32-bit wide array with only eight of
them.

  I would conclude that, in order to upgrade your machine to 256K
cache, you're going to need chips that are organized the same way as
the CY7C199s are, because that's what the board was designed to
handle.

David G

ATOM RSS1 RSS2

LISTSERV.ICORS.ORG CataList Email List Search Powered by LISTSERV