PCBUILD Archives

Personal Computer Hardware discussion List

PCBUILD@LISTSERV.ICORS.ORG
Options: Use Forum View

Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
Is cache response limiting fast CPUs?
From:
Brad Britton <[log in to unmask]>
Reply To:
PCBUILD - PC Hardware discussion List <[log in to unmask]>
Date:
Fri, 17 Apr 1998 00:30:52 -0700
Content-Type:
text/plain
Parts/Attachments:
text/plain (10 lines) 
Hope this makes sense. After doing some reading, I
wonder that if L1 and L2 cache is made up of SRAM,
which has a response time no faster than about 5
nanoseconds, is this a limitation as processor
speeds get faster than 200 MHZ? I mean, do the
fastest processors have to wait for SRAM cache?
Probably not, but I am wondering how this
works.THANKS
Brad Britton

ATOM RSS1 RSS2