Skip Navigational Links
LISTSERV email list manager
LISTSERV - LISTSERV.ICORS.ORG
LISTSERV Menu
Log In
Log In
LISTSERV 17.5 Help - PCBUILD Archives
LISTSERV Archives
LISTSERV Archives
Search Archives
Search Archives
Register
Register
Log In
Log In

PCBUILD Archives

Personal Computer Hardware discussion List

PCBUILD@LISTSERV.ICORS.ORG

Menu
LISTSERV Archives LISTSERV Archives
PCBUILD Home PCBUILD Home

Log In Log In
Register Register

Subscribe or Unsubscribe Subscribe or Unsubscribe

Search Archives Search Archives
Options: Use Forum View

Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
Is cache response limiting fast CPUs?
From:
Brad Britton <[log in to unmask]>
Reply To:
PCBUILD - PC Hardware discussion List <[log in to unmask]>
Date:
Fri, 17 Apr 1998 00:30:52 -0700
Content-Type:
text/plain
Parts/Attachments:
text/plain (10 lines)
Hope this makes sense. After doing some reading, I
wonder that if L1 and L2 cache is made up of SRAM,
which has a response time no faster than about 5
nanoseconds, is this a limitation as processor
speeds get faster than 200 MHZ? I mean, do the
fastest processors have to wait for SRAM cache?
Probably not, but I am wondering how this
works.THANKS
Brad Britton

ATOM RSS1 RSS2

LISTSERV.ICORS.ORG CataList Email List Search Powered by LISTSERV